Anomalous increase in positive threshold voltage shift ͑⌬V T ͒ in n-type drain extended metal-oxide-semiconductor ͑DEMOS͒ transistors stressed under high drain voltage and gate voltage is observed. Charge pumping data and technology computer-aided-design simulations reveal that hot-electron injection and trapping in the gate oxide above channel region is responsible for ⌬V T . Enhanced impact ionization rate resulted from the presence of large amount of negative oxide charge in channel region is identified to be the main mechanism for anomalous increase in ⌬V T . From the results presented in this letter, hot-carrier-induced anomalous increase in ⌬V T can become a serious reliability concern in DEMOS transistors. 4-7 It has been reported that hotcarrier-induced on-resistance ͑R on ͒ degradation is much greater than threshold voltage shift ͑⌬V T ͒, indicating that hot-carrier-induced damage is mainly located in drift region. 4, 8 In this letter, however, anomalous increase in positive ⌬V T but small R on degradation is observed in our DEMOS device stressed under high V d and high V g . Charge pumping data reveal that significant ⌬V T is attributed to large amount of hot-electron injection and trapping in the gate oxide above channel region. Technology computer-aideddesign ͑TCAD͒ simulations suggest that enhanced impact ionization ͑I.I.͒ rate resulted from the generation of negative oxide charge in channel region is the main mechanism responsible for anomalous increase in ⌬V T . The effect of negative oxide charge in channel region on vertical electric field ͑E y ͒ of the device is also discussed.
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To reduce chip size and cost in power applications, highvoltage devices integrated into mature complementary metaloxide-semiconductor ͑CMOS͒ process have attracted much attention recently.
1-3 Among many types of high-voltage devices, drain extended MOS ͑DEMOS͒ transistors are extensively used in display drivers. One major reliability concern in DEMOS transistors is hot-carrier reliability because devices are often operated under high drain voltage ͑V d ͒ and high gate voltage ͑V g ͒. [4] [5] [6] [7] It has been reported that hotcarrier-induced on-resistance ͑R on ͒ degradation is much greater than threshold voltage shift ͑⌬V T ͒, indicating that hot-carrier-induced damage is mainly located in drift region. 4, 8 In this letter, however, anomalous increase in positive ⌬V T but small R on degradation is observed in our DEMOS device stressed under high V d and high V g . Charge pumping data reveal that significant ⌬V T is attributed to large amount of hot-electron injection and trapping in the gate oxide above channel region. Technology computer-aideddesign ͑TCAD͒ simulations suggest that enhanced impact ionization ͑I.I.͒ rate resulted from the generation of negative oxide charge in channel region is the main mechanism responsible for anomalous increase in ⌬V T . The effect of negative oxide charge in channel region on vertical electric field ͑E y ͒ of the device is also discussed.
The device investigated in this letter is n-type DEMOS transistor processed by a 0.25 m CMOS compatible highvoltage technology. Schematic cross section of the device is shown in Fig. 1 V T is about 1 V. The pulse with high level fixed at 4 V and low level ͑V gl ͒ varied from −0.4 to 2 V is applied to the gate under a frequency of 500 kHz. To extract hot-carrier-induced damage in the channel region, charge pumping current ͑I cp ͒ is measured at source terminal while the drain is floating. From charge pumping data, a method similar to the one proposed by Cheng et al. 8 is used to extract hot-carrier-induced oxide charge density ͑⌬N ot ͒ and interface state density ͑⌬N it ͒ in channel region. The stress tests are periodically interrupted to measure degradation of device parameters ͑includ-ing V T and R on ͒ and
.1 V and V g = 20 V. In addition to stress tests, twodimensional TCAD simulations are also performed and I.I. rate and E y are analyzed to support the proposed degradation mechanism.
When the device is stressed under V d = 26 V and the V g to produce bulk current ͑I b ͒ maximum condition ͑V g Ϸ 9 V͒ for 5000 s, both ⌬V T ͑1 mV͒ and R on degradations ͑Ͻ1%͒ are small. However, significant ⌬V T ͑V T increases after stress͒ and some R on degradations are exhibited when de- ͑Ͻ4 mV͒ during the early stage of stressing ͑typically between 10 1 and 10 2 s͒. However, anomalous increase in ⌬V T is observed after about 10 2 s. To investigate the physical degradation mechanism responsible for ⌬V T , I cp of the device stressed under V d = 26 V and V g = 20 V is measured and shown in the rightward inset of Fig. 3 . Hot-carrier-induced ⌬N ot in channel region is extracted from charge pumping data by
where ⌬V fb is stress-induced shift in flat-band voltage and C ox is gate oxide capacitance. 9 The extracted ⌬N ot is shown in Fig. 3 and the time dependence of ⌬N ot is similar to the time dependence of ⌬V T in Fig. 2 . On the other hand, hotcarrier-induced ⌬N it can be extracted from a properly leftward shift of I cp spectrum by the amount of ⌬V fb . The resulting I cp due to ⌬N it only is shown in the leftward inset of Fig.  3 . From the results in Fig. 3 , two distinct features are found. First, there is no apparent shift in I cp spectrum ͑i.e., negligible ⌬N ot ͒ during the early stage of stressing ͑10 s͒. However, a significant rightward shift in I cp spectrum ͑i.e., significant negative ⌬N ot ͒ is observed when the stressing is long enough ͑500, 1000, and 5000 s͒. Second, I cp increase due to ⌬N it is small, suggesting that ⌬N it is negligible. Such a result indicates that hot-electron injection and trapping in the gate oxide above the channel region is the main mechanism responsible for positive ⌬V T . The driving force of hot-electron injection is large E y in the channel region and is discussed in the following paragraph.
To explain the anomalous increase in ⌬V T , normalized I.I. rate ͑i. ⌬N ot =5ϫ 10 10 cm −2 , while simulated ⌬V T is about 47 mV when ⌬N ot =7ϫ 10 11 cm −2 . The relationship between ⌬V T and ⌬N ot is similar in simulation and measurements when the above simulated ⌬V T results are compared to ⌬V T and ⌬N ot data in Figs. 2 and 3. As shown in Fig. 5͑b͒ , large positive E y ͑favors for election injection into SiO 2 ͒ in the channel region is exhibited, in agreement with the previous speculation that large E y is the driving force of electron injection. Note that both I.I. rate and E y are almost identical when small ⌬N ot is present, corresponding to small ⌬V T during the early stage of stressing. However, when large amount of negative ⌬N ot is present, significant positive mirror charges are induced in p − channel region, leading to the increase in effective doping in this region. Thus, as seen in Fig.  5͑a͒, I .I. rate is greatly enhanced ͑especially near the p − / n − junction͒, leading to the anomalous increase in ⌬V T . From  Fig. 2 , ⌬V T seems to saturate when ⌬V T is significant. This phenomenon can be explained by the reduction of E y when large ⌬N ot is present as in Fig. 5͑b͒ . According to charge pumping data and simulation results, enhanced I.I. rate resulted from large amount of negative ⌬N ot in the channel region is identified to be the main mechanism responsible for the anomalous increase in ⌬V T . In summary, hot-carrier-induced anomalous increase in ⌬V T in DEMOS transistors stressed under high V d and high V g is examined. Hot-electron injection and trapping in the gate oxide above channel region causes positive ⌬V T . Enhanced I.I. rate during stressing resulted from the presence of large ⌬N ot is identified to be the main mechanism responsible for the anomalous increase in ⌬V T . The gradual saturation behavior in ⌬V T when ⌬V T is significant is attributed to the reduction of E y . The results presented in this letter indicate that the anomalous increase in ⌬V T may become a serious concern and should be taken into consideration in evaluating hot-carrier reliability of DEMOS devices. 
